Rajeev Pandey
Analog Design Engineer |Mediatek,Taiwan|
|Ph.D, NCTU Taiwan |M.Tech, IIT Delhi|
Email: rajeevvce2007@gmail.com
Mobile: +886901375611, +919335452545(Whatsapp)
Linkedin Profile: Link
Research gate: Link
Google Scholar: Link
Rajeev Pandey
Home |
|||||||||
I am Rajeev Pandey, Welcome to my home Page. I work in the area of Analog and Mixed Signal circuit design. Presently, I am working as an Analog Design Engineer at MediaTek, Taiwan, with a focus on developing PPA (Power, Performance & Area) enhanced reliable and adaptive Analog circuits and systems for Audio PMIC, biomedical, and IoT sensors. I earned my Ph.D. in Electrical and Computer Engineering from National Yang Ming Chiao Tung University (NYCU, Former NCTU) in Taiwan, and a Master's degree in Integrated Electronics and Circuits from the esteemed Indian Institute of Technology Delhi (IIT Delhi) in New Delhi, India. During my Ph.D., I focused on developing an Analog front-end readout circuit to facilitate continuous and accurate monitoring of PPG signals for precise pulse rate and blood pressure readings. My research has been recognized through multiple publications in reputable IEEE and Springer journals and conferences. Beside this,my current projects at MediaTek involve the design of Ultra Low Power (ULP) New Analog IP, including: For any inquiries regarding my academic or professional endeavors, or to explore potential collaboration opportunities, please do not hesitate to reach out to me. |
|||||||||
|
Note: The website's theme is inspired by IEC IIT Delhi, with additional resources sourced from open platforms.
Php script that parses the Google Scholar :Prof. Dr.-Ing. Matthias Jung