# ESE 570 Chip Input and Output (I/O) Circuits

1

## **OVERVIEW**

### 1. INPUT PADS – ESD PROTECTION

#### 2. TTL-TO-CMOS LOGIC LEVEL SHIFTING

## 3. DIFFERENTIAL SIGNALING

## 4. OUTPUT PADS – L di/dt NOISE

### 5. BIDIRECTIONAL I/O PADS

## 6. ON-CHIP CLOCK GENERATION AND DISTRIBUTION

## 7. LATCH-UP PROTECTION IN OUTPUT PADS

# **ESD PROTECTION**



Simulates the touch from a charged human's finger.

Machine Model (MM)



Since in MM body resistance is absent, contact with machines can be higher stress.

Electrostatic charge builds up on a chip due to improper grounding and then discharges when a lowresistance path becomes available.



Simulates ESD phenomena of packaged ICs during manufacturing and assembly.

# ATE HBM ESD and MM ESD TEST SETUP



Kenneth R. Laker, University of Pennsylvania, updated 6Apr15

# TYPICAL ESD PROTECTED INPUT PAD



Effective protection networks can withstand up to 8 kV HBM ESD stress or  $8A \ge I \ge 2.6 A$ .



X = HIGH-IMPEDANCE STATE when E = 1

NOTE: ANY UNUSED INPUT TERMINALS SHOULD BE TIED TO V<sub>DD</sub> OR GND USING WEAK PULL-UP OR PULL-DOWN TRANSISTORS RATHER THAN FLOAT



Kenneth R. Laker, University of Pennsylvania, updated 6Apr15

# VARIATIONS IN LEVEL-SHIFT VTC DUE <sup>8x</sup> TO PROCESS VARIATIONS



PM-NM => nominal processing PH-NL => strong pMOS, weak nMOS process corner PL-NH => weak pMOS, strong nMOS process corner

IN ADDITION: **Strong (fast)** nMOS, pMOS  $\rightarrow \log V_{Tn0'} \log |V_{T0p}|$ ; high  $k_{n'}$  high  $k_p$ Weak (slow) nMOS, pMOS  $\rightarrow high |V_{Tn0'}|$  high  $|V_{T0p}|$ ; low  $k_{n'}$  low  $k_p$ 

# WORST CASE SIMULATION METHOD

Models are first partitioned into their main types, that is NMOS, PMOS, R, and C. All possible combinations of these types are then run. However, in practice, in order to reduce the number of simulation runs R and C are grouped together.

For example, if a design contained NMOS and PMOS, the following sets would be run:

weak nmos, weak pmos, temp.
weak nmos, nominal pmos, temp.
weak nmos, strong pmos, temp.
nominal nmos, weak pmos, nominal temp.
nominal nmos, nominal pmos, nominal temp.
nominal nmos, strong pmos, nominal temp.
strong nmos, weak pmos, high temp.
strong nmos, nominal pmos, high temp.
strong nmos, strong pmos, high temp.
strong nmos, strong pmos, high temp.

If R and C are included, the number of runs would increase to 27.

# **Differential Signaling System**



# DIFFERENTIAL SIGNALING (LOGIC LEVELS) FOR GBPS SYSTEMS

LVPECL (low-voltage positive referenced emitter coupled logic) LVDS (low-voltage differential signals) HSTL (highspeed transceiver logic) CML (current-mode logic)

Table 1. Typical LVPECL, LVDS, HSTL, and CML Outputs

Output	LVPECL	LVDS	HSTL	CML
V <sub>OH</sub> (Min)	2.275 V	1.400 V	VDDQ <sup>1</sup> - 0.4	V <sub>CC</sub> <sup>2</sup>
V <sub>OL</sub> (Max)	1.68 V	1.000 V	0.400 V	V <sub>CC</sub> - 0.4 V

Table 2. Typical LVPECL, LVDS, CML, and HSTL Input Levels

Input	LVPECL	LVDS	HSTL	CML
V <sub>IH</sub> (Min)	2.135 V	1.220 V	VRef + 0.2	Vcc
VRef or VCM	2	1.2	0.75	V <sub>CC</sub> - 0.2 V
V <sub>IL</sub> (Max)	1.825 V	1.100 V	VRef -0.2	V <sub>CC</sub> - 0.4 V
V <sub>ID</sub> (Min)	310 mV	200 mV	400 mV	400 mV

 $1 \text{ VDDQ} = 1.5 \text{ V} \pm 10\%$ 

 $^{2}V_{CC} = 3.3V \pm 10\%$ 

# **OUTPUT PADS**



# OUTPUT PADS – L di/dt NOISE



# OUTPUT PADS – L di/dt NOISE $\begin{bmatrix} \frac{di}{dt} \end{bmatrix}_{max} \ge \frac{4C_{load}V_{DD}}{(t_{c})^{2}}$



HIGH-END MICROPROCESSOR CHIPS WITH 32 BITS OR 64 BIT DATA BUS LINES - ALL OTPUT DRIVERS SWITCHING AT THE SAME TIME!

For 32 bits switching simulataneously:

$$32 \times L \left[\frac{di}{dt}\right]_{max} \approx 0.45 V$$
 PROBLEM!  
REDUCE NOISE => lower  $V_{DD}$  or increase  $t_s$  -> limits speed

# OUTPUT PADS – REDUCE L di/dt NOISE



PRECHARGES INVERTER OUTPUT "Z" TO  $V_{DD}/2$  WHEN ST = 1 AND CK = 0 (JUST PRIOR TO CK -> 1)

ALSO, STAGGER SWITCHING TIMES OF 32 OUTPUT DRIVERS BY USING BULT-IN DELAYS IN THE CLOCK DISTRIBUTION NET.



Kenneth R. Laker, University of Pennsylvania, updated 6Apr15

# BIDIRECTIONAL I/O PAD WITH TTL INPUT CAPABILITY



## **Clock System Architecture**



- Chip receives external clock through I/O pad or an internal clock is included in the Clock Generator.
- Clock generator adjusts the global clock to the external clock.
- Global clock is distributed across the chip.
- Local drivers and "clock gaters" drive the physical clocks to clocked elements.

# ON-CHIP CLOCK GENERATION AND DISTRIBUTION





Kenneth R. Laker, University of Pennsylvania, updated 6Apr15

# **TWO-PHASE CLOCK GENERATION**



# **Clock Skew and Jitter**

- Clock should theoretically arrive simultaneously to all sequential circuits.
- Practically it arrives in different times. The differences are called *clock skews*.
- Most systems distribute a *global clock* and then use local "*clock gaters*" located near clocked elements.
- Skews result from paths mismatches, process variations and ambient conditions, resulting in *physical clocks* ≠ *global clock*.

# **Clock Skew Components**

*Systematic* is the portion of clock skew existing under nominal conditions. It can be minimized by appropriate design.

*Random* is variable portion of clock skew caused by random process variations like devices' channel length, oxide thickness, threshold voltage, wire thickness, width and space. It can be measured on silicon and adjusted by DLL components.

*Drift* is time-dependent portion of clock skew caused by timedependent environmental variations, occurring relatively slowly. Compensation of those must takes place periodically.

*Jitter* is rapid clock edge changes (deterministic and random components), occurring by power noise and clock generator iitter. It cannot be compensated.







# Some Representative Clock Distribution Networks







Grid



H-Tree



X-Tree



# H-TREE CLOCK DISTRIBUTION NET FOR UNIFORM CLOCK DISTRIBUTION

chip / functional block / IP



clock / PLL

CAD Techniques automate the generation of hierarchical clock distribution networks. Kenneth R. Laker, University of Pennsylvania, updated 6Apr15

# LATCH-UP IN CMOS CIRCUITS



Kenneth R. Laker, University of Pennsylvania, updated 6Apr15

## LATCH-UP – POSITIVE FEEDBACK



# LATCH-UP PREVENTION



- A. Use a latchup resistant process. Latchup Prevention LAYOUT Guidelines:
- B. Use p<sup>+</sup> guard rings connected to GND around nMOS transistors and n<sup>+</sup>quard rings connected to  $V_{DD}$  around the pMOS transistors to reduce  $R_{well}$  and  $R_{sub}$  and to weaken BJTs.
- C. Place sub, well contacts close to the nMOS, pMOS source connections to supply rails (i.e. GND for nMOS, V<sub>DD</sub> for pMOS) to reduce R<sub>well</sub> and R<sub>sub</sub>.

CONSERVATIVE RULE: One sub contact per source connection to a supply, or GND.

LESS CONSERVATIVE: One sub contact per 5-10 transistors.

D. Layout nMOS, pMOS transistors close to GND, VDD rails, respectively and maintain space between nMOS, pMOS transistors.

# OUTPUT BUFFER CELL LAYOUT WITH LATCH-UP PREVENTION



(c) For I/O and other high current circuits

